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ABSTRACT: A digital filter comprising two up-down counters 
A and B. Counter A which is responsive to a sampled input 
signal which is quantized into three levels &I, -1 and 0, is in- 
cremented in response to each +I input, decremented in 
response to each -1 input, and remains unchanged in 
response to a 0 input. Counter 8, which includes N stages, is 
incremented at each sampling time when A is positive, decre- 
mented when A is negative and remains unchanged when A is 
zero. When B overflows in a positive direction A is decre- 
mented by one while a negative overtlow of B results in A 
being incremented by one. The filter output is +2IN when A i s  
positive, -2IN when A is negative and zero (0) when the count 
in A is zero. 
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G S A ~ P ~ , ~ N G  JITTER be present in some cases and which is accounted for by the 
count in counter B. Counter B controls the feedback from the 
output to the input of counter A by keeping track of the 
number of filter outputs. Assuming that counter B includes N 
The invention described herein was made in the per- 5 stages and that the filter input is quantized to three levels& I ,  0 
and -1. the filter output is +2IN, -2IN or 0 when the count in A 
is positive, negative or zero, respectively. When the value in A 
is positive or negative, counter B is incremented or decre- 
mented, at sample time respectively. Whenever counter B 
l o  overflows in the up or down direction, counter A is incre- 
mented or decremented, respectively. Since counter B has N 
stages, the number of up overflows minus the number of down 
ORIGIN OF INVENTION 
formance of work under a NASA contract and is subject to the 
provisions of Section 305 of the National Aeronautics and 
Space Act of 1958, Public Law 85-568 (72 Stat. 435; 42 USC 
2457). 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention generally relates to digital circuitry Ovemows is equal to 2N times the number of positive filter out- 
and, more particularly, to a nonlinear digital 1 0 w - p ~ ~  filter of 15 puts less 2N times the number Of negative filter Outputs. Since 
the type useful for reducing sampling jitter in a digital control the output amplitude is +21N, the net effect of the feedback 
from counter B to counter A, up to any point in time, is equal 
to the integral of the output up to that time, except for a small 
round off error in counter B. 
The novel features of the invention are set forth with par- 
ticularity in the appended claims. The invention will best be 
understood from the following description when read in con- 
junction with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
system. 
2. Description of the Prior Art 
In digital phase locked loops and other sampled data control 
systems, jitter on the reference or feedback signal is caused by 20 
the sampling and quantization processes. This jitter is quite 
disturbing since it can cause an undesirably large amount of 
phase jitter in the control signal. For example, in an applica- 
tion in which a phase locked loop is employed, the sampling 
and quantization may cause an undesirably large amount of 25 
phase jitter at the output Of the Voltage controlled Oscillator 
( VCO) . 
There are two basic ways or methods of reducing sampling 
jitter to a tolerable level. One method requires the reduction 
of the loop bandwidth. However, narrow bandwidths cannot 30 tion ofthe fiiter in reswnse to four different innut seauences: 
FIG. 1 is a functional block diagram of the filter of the 
present invention; 
FIG. 2.a and 26, 
charts and 
and 3b, and 4b and sa and 56 are 
diagrams useful in explaining the opera- 
be used in may cases because of restrictions due to VCO insta- 
bility, acquisition time, or frequency uncertainty. The second 
and preferred method of reducing sampling jitter is to employ 
a digital low-pass filter between the phase detector and the 
VCO in order to smooth the VCO input component, known as 35 
the proportional control, which is directly proportional to the 
phase detector output. This can be accomplished without sig- 
nificantly affecting the loop dynamics so long as the 
smoothing filter’s bandwidth is wide compared with the loop 
bandwidth. 40 
Although various digital filters have been designed and 
proposed for use in different digital systems, they are less use- 
ful than the current innovation in reducing sampling jitter in 
applications, as herebefore described. Furthermore, most 
digital filters are quite complex and expensive. For example, a 45 
conventional one pole linear digital filter requires an adder, 
several registers and in general at least one multiplier. A need 
therefore exists for a simple digital filter for use in reducing 
sampling jitter in a digital control system. Preferably such a 
filter should have an output with a maximum magnitude which 
is lower than the magnitude of the input by a constant factor, 
so that, in a phase locked loop application, the phase jitter in 
one sampling time is reduced by the same factor. Such a 
reduction in peak output amplitude is not realizable with a 55 
conventional linear digital filter. 
50 
OBJECTS AND SUMMARY OF THE INVENTION 
It is a primary object of the present invention to provide a 
new digital filter. 60 
Another object is to provide a simple digital filter which 
uses a minimum of circuitry and which finds particular appli- 
cation in the reduction of sampling jitter in a sampled data 
control system. 
sentially digital low-pass filter with an output whose maximum 
magnitude is lower than the magnitude of the filter’s input by a 
constant factor which i s  dependent on the filter’s equivalent 
bandwidth. 
providing a filter which incorporates only two up-down 
counter and simple logic circuits. The two counters, 
designated A and B, are interconnected so that counter A 
keeps track of the integral of the filter input less the integral of 
the filter output except for some round off error, which may 75 
A further object of the present invention is to provide an es- 65 
These and other objects of the invention are achieved by 70 
FIG. 4 is a detailed block diagram of the filtir of thk present 
FIG. 7 is a multiline diagram of clock waveforms; and 
FIG. 8 is a simple diagram of a single counter useful in the 
invention; 
mathematical description of the filter of the invention. 
DESCRIPTION OF THE PREFERRED EMBODIMENTS 
The basic principles of operation of the novel filter of the 
present invention may best be explained in connection with 
the functional block diagram of FIG. 1. Therein, the filter 10 is 
shown including two up-down counters A and B, designated 
by blocks 12 and 13, respectively, an input logic unit 14 and 
an output logic unit 15. The latter is assumed to be connected 
to an analog unit 14 whose output amplitude is 21N when the 
count or value in A is positive, -21N when the count in A is 
negative and 0 when the count in A is zero. Counter B is as- 
sumed to consist of N bits and the filter input is assumed to 
have +I ,  -1 or 0 units of amplitude. 
In operation each +I input increments counter A through 
unit 14 and gate 17, Le., causes the counter to count up while 
each -1 input causes the counter to count down through unit 
114 and a gate 18. A zero ( 0 )  input does not change the count 
in A. As long as A is positive, unit 16 provides a +21N output, 
while a -2IN output is provided when A is negative. A zero 
output is provided when the count in A is zero. 
During each sampling time the count in B is changed as a 
function of the count in A. In one embodiment, during each 
sampling time counter B is incremented when counter A is 
positive, decremented when counter A is negative, and is not 
changed when the count in A is zero. When counter B over- 
flows in a positive direction it decrements counter A by means 
of gate 18. However, when counter B ovefflows in a negative 
direction it increments counter A by means of gate 17. 
The operation of the filter may best be clarified by consider- 
ing some input sequences and the resulting corresponding out- 
put sequences. FIG. 2.a is a chart of the values in counters A 
and B for N=2, and the filter’s input and output during a 
sequence of sampling times, [k ]  while FIG. 2b is a diagram of 
the input and output waveforms. Briefly, these FIGS. are used 
to described a sequence of one +I  input at & I ,  followed by 
all 0 inputs. 
It is assumed that at /dl the input and output which are 
charted in the columns under the headings INPUTk and OUT- 
3,579,122 
3 
PUT,, respectively are both zero ( 0 )  and that the counts or Attention is now directed to FIGS. 5a and 56. Therein, it is 
values in counters A and B, whose values are shown in the assumed that a + I  applied at k=l and designated by numeral 
columns headed A, and Bk, respectively, are also zero (0). At 51 is followed by a -1 at k=4, designated by pulse 52 which 
k l ,  a +I  input is assumed to be received. Consequently, occurs before B overflows. In such a sequence the input in- 
counter A is incremented to hold a +I  and a Dositive outnut is 5 tegral is zero as remesented bv the sum of the areas of inout 
produced by unit 16 (FIG. 1). This output is +2'*32 2 k  
Thus, as shown in FIG. 2b at k=l in response to a positive 
input of $1 unit, as represented by an input pulse 21,  an out- 
put pulse of one-fourth unit of amplitude, represented by nu- 
meral 22 is produced. 
At k=2 the input becomes 0. However, since a +I is stored 
in counter A, counter B counts up to store a I .  Since A stores 
a + I ,  a second output pulse is provided as represented by nu- 
meral 23. At each of lc-3 and -, the input is 0. However, at 
each sample time, since a + I  is in counter A, counter B IS in- 
cremented by I and an output is produced as represented by 
numerals 24 and 25. At k=5, counter B overflows from a 
count of 3 to a count of 0, or in the 2-bit counter from a rnax- 
p&es 53 and 52,  while the integral of the output is +%, due to 
the three %-output pulses 53, 54 and 55. Again, this 
represents a round off error which is accounted for by the 
count in counter B. 
The novel filter of the present invention may thus be sum- 
marized as comprising two up-down counters A and B. B com- 
prising N stages. The two are interconnected so that the 
number of up overflows of B minus the number of down over- 
flows is equal to 2N times the number of positive filter outputs 
less 2N times the number of negative filter outputs. The filter's 
output is +2IN, 0 and -2IN when A is positive, 0, or negative, 
respectively. The net effect of the feedback from counter B to 
0 
counter A, up to any point in time, is equal to the integral of 
imum binary representation of 1 1 to a representation of 00. the output up to that time, except for a small round off error in 
When this occurs counter A is decremented by 1 via gate 20 counter B. Counter A thus keeps track of the integral of the 
(see FIG. a) ,  so that the count in A becomes zero. con- filter input less the integral of the filter output except for the 
sequently, the output becomes 0. round off error, which is accounted for in counter B. 
F~~~ the foregoing it is thus Seen that the novel filter of the A peculiar feature of the filter of the present invention is 
present invention, in response to an input +1 of ,,,,it am- 25 that the delay in the filter depends on the sequence of the in- 
plitude, provides four outputs, each of one-fourth ,,,,it am- puts. For example, if k successive + I  inputs occur, beginning 
of the input, the output amplitude is much smaller than equal to the integral of the input after 2NK sampling times. It 
the input amplitude. In fact, the output amplitude is lower should be noted that k is a variable. This is in contrast with a 
than the input amplitude by 21N which is a constant factor de- 30 linear one pole low-pass filter, for which the output decays ex- 
pending on the ,'equivalent bandwidth,, of the filter, where the ponentially with some fixed time constant. In some sense, the 
bandwidth depends on the number of stages of parameter 2N in this filter can be thought of as being analogous 
which is in the foregoing example. should be pointed ou; in a general sense to the time constant in a linear filter. Attention is now directed to FIG. 6 which is a detailed block that in the particular example the filter delay is 2N or four sam- diagram of the filter BO shown in functional block form in FIG. pling times since the integral of the output becomes equal to 35 1. In FIG. 6 the various gates, which comprise logic units 14 the integral of the input after four sampling times. and 115 are assumed to be NAND gates. The three possible in- Attention is now directed to three additional sequences of puts to the filter + I ,  -I and 0 are represented by the logic 
40 0 state or a 0, a + I  input is represented when both lines I, and 
I, are ,s while a input is represented by and being at 
logic states of 0 and 1, respectively. Three square wave clocks 
are required. They include: ( 1 ) CL, which is at the sampling 
plitude. Thus, the integral of the output is equal to the integral in the the integra' Of the Output becomes exactly 
inputs' A sequence Of a -I by a of input lines I I  and 1,. The input is a 0 when 1% is a logic 
zeros is diagrammed in 
followed by all zeros is diagrammed in FIGS. 4a and 4b, while 
sequence Of a +' followed by a 
pling times is diagrammed in FIGS. §a and 56. 
3a and 3b' A sequence Of a 
within less than four 
As in " and 3b9 a input pulse 31 is rate and in phaxwith the sample times, and which is applied assumed to b'2 received at k- l '  Consequentb, A is set to 45 at line 61, ( 2 )  CL, the complement of CL, which is present at 
and a negative Output pulse 32 is provided' At k2 the input is the output of gate 62, and (3) ZCL, a double rate clock on line 
assumed lo be zero' Since A is negative the count in counter 63. The waveshapes of these clocks with respect to sampling is decremented by times are diagrammed in FIG, 7, Gate. 65-76) represent input 
incremented by resulting in a Of being stored 50 Counter A has four input signals which include the clock 
input is an UP enable or simply UP, represented by the output of gate 
Consequently, it changes from a to a 3,  
which results in a negative overflow. As a result, counter A is logic unit while gates and 72 logic unit 
therein. Consequently, the output becomes zero. At k - 3 ,  a+l 2 c ~  on line 63, a CARRY signal on the output line of gate 70, 
counter A is incremented and stores a + I  value, resulting in a 17 and a DOWN, represented by the output of gate 18. The 
positive output pulse 34. Then, at H> since A is positive, counter counts up only if both the CARRY and the UP inputs 
counter i3 is incremented from 3 to 0 resulting in a positive 55  are logically 1, while counting down when both the CARRY 
overflow. As a result, counter A is decremented to zero and and the DOWN inputs are lis. N~ change occurs if the 
therefore the output is zero. CARRY input is 0. Counter B has four similar inputs. They in- 
By Comparing the input and output Waveforms in FIG. 36, it elude the clock CL on line 61, a CARRY input which is 
iS seen that the integral Of the Output which iS zero iS equal to represented by the output of a gate 75 on line 76, which is a 
the integral Of the input. However, outputs of amplitudes 60 logic 1 only if the count in A is other than zero. The last bit of 
which are much smaller than the amplitudes of the inputs are counter A which Serves as a sign (s) bit provides the u p  input 
provided, thereby minimizing b o p  jitter. In this particular ex- of counter B on line 77 when the bit is positive (+), i.e., when 
ample of the input sequence, the filter's delay is actually Zero. the count in A is positive, the Same bit provides the DOWN 
In the two foregoing examples of input sequences, in which input of B when the bit is negative, i.e., when the count in A is 
the last output, other than zero, is positive, i.e., +2IN, the out- 65 negative. Lines 76 and 77 are supplied to the analog unit 14, 
put integral equals the input integral. In the next two examples which provides a 0 output when line 76 is a logic 0. However, 
of input sequences, the last output is a -2IN. As seen from if line 76 is a logic 1, unit 16 provides a +2'" output if line 77 is 
FIGS. 4a and 4b, if a negative input of -1 which is designated a 1, while providing a -2 IN output when line 77 is a 0. 
by numeral 41 is received at k-l followed by all zeros, a single When 2CL and I, are both I's, the CARRY input to counter 
output 42 of one-fourth amplitude is provided at k - l  , fol- 70 A is a I and A counts UP or DOWN depending on whether I t  
lowed by all zeros. Thus, the output integral differs from the is a 1 or 0, respectively. The actual count occurs when 2CL 
input integral by three-fourths unit of amplitude, which has a negative transition. F xdback counter B is controlled by 
represents less than one filter input. This represents a round the value in A and is clocked by CL. Counter B counts up if 
off error which is accounted for by the count in counter B A>O and counts down if A<O. If A 4  there is no carry into B 
which is three (3). 
as represented by Pulse 33. Consequentb 
t 
75 so the count in B does not change. 
4 
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Whenever B overflows which is represented by a logic 1 s  counter is responsive to an input which is quantized to at least 
its output line 80, A is incremented or decremented when CL first and second levels and means for varying the count in said 
is a 1. The direction of the overflow of B is determined by the first counter in a first direction in response to a first level input 
sign bit of A. If the overflow is in response to a positive sign of and in a second direction in response to a second level input, 
A, representing a positive overflow gate 72 is activated provid- 5 and said logic means vary the count in said first direction when 
ing a zero output to gate 18 so that counter A counts DOWN. said second counter overflows in a first direction and vary the 
On the other hand, if the overflow of B is due to a negative count in said counter in said second direction when said 
count in A, representing a negative overflow, gate 71 is ena- second counter overflows in a second direction. 
bled to provide a 0 output which causes gate 17 to provide an 3. The arrangement as recited in claim 1 wherein said logic 
UP input to increment counter A. It should be pointed out the 10 means include means for incrementing the count in said 
counter A limits at its full value and does not overflow when- second counter as long as the count in said first count differs 
ever a long sequence of +1 or -1 inputs occurs. from zero in a first direction, means for decrementing the 
may be made in count in said second counter when said count in said first 
the embodiment of the invention herebefore described counter differs from zero in a second direction, and said cir- 
without departing from the spirit of the invention. F~~ exam- 15 cuit further including means for decrementing the count in 
up or down in response said first counter when said second counter overtlows in a first 
to negative and positive such a case negative direction and for incrementing the count in said first counter 
and positive overflows would in decrementing and in- when said second counter overflows in a second direction. 
crementing counter A, respectively. 4. The arrangement as recited in claim 3 wherein said first 
The particular embodiment described herebefore may be 20 counter is responsive to an input which is quantized into at 
described A and B as least first and second levels and said circuit includes means for 
comprising one longer register c as shown in FIG. 8. Essen- incrementing the count in said first counter in response to a 
tially, B is appended to the least significant end of A, except first level input and for decrementing the count in said first 
that B', the 1's complement of B is used rather than B itself, as counter in response to a second level but* 
shown in FIG. 1, in order to conform to arbitrary sign conven- 25 5. The arrangement as recited in claim 4 wherein said 
tions of the filter implementation. second counter is incremented and decremented when the 
Let xI; and yC be the input and output ofthe filter at time k, count in said first counter is positive and negative respectively 
and let cC be the of the c register. The operation of with respect to a zero count and said first counter is decre- 
the filter is then completely described by the two iterative mented when said second counter overflows from a maximum 
equations: 30 count to a zero count and said first counter is incremented 
when said second counter overflows from a zero count to a 
maximum count. 
6. The arrangement as recited in claim 5 wherein said first 
and second input levels represent positive and negative levels 
35 with respect to a zero level which represents a third input level 
and said circuit includes means for inhibiting said first counter 
from counting in either direction in response to a third level 
input. 
7. The arrangement as recited in claim 6 wherein said 
40 second counter comprises an N-bit counter each of said first 
and second input levels being 1 amplitude unit, and said cir- 
cuit further including means for providing an output having an 
amplitude which is +2ls, 0 or -2l.\ when the count in said first 
It should be appreciated that 
counter B may be made to 
in A. 
by considering 
Yk=2-N sgn ( [2-NCk]) 
Ck+1=Ck+Xk+l-2NYk 
where 
-1 if z<O 
1 if z>O 
and [ z ]  denotes the greatest integer less than or equal to z. 
Note that each input XI: is either 1, 0 or -1, and that each 
output is either 2'\, 0 or -2l\. The zero output occurs when 0 5  
C A  < 2? To conform to-the initial condition A = B-? 0 o f  
the filter implementation, the initial value of C must be 2N 
-1, Le., A-0, B=O, but B', the 1's complement of B, is 
equal to 2y-  1. 
Although particular embodiments of the invention have 
been described and illustrated herein, it is recognized that 
modifications and variations may readily occur to those skilled 
in the art and consequently it is intended that the claims be in- 
terpreted to cover such modifications and equivalents. 
We claim: 
1. A digital circuit comprising: 
a first up-down counter; 
a second up-down counter; and 
logic means for interconnecting said counters so that the 
count in said second counter is changed as a function of 
the count in said first counter and the count in said first 
counter is changed as a function of the overflow of said 
second counter. 
2. The arrangement as recited in claim 1 wherein said 
second counter comprises an N-bit counter and said first 
counter is positive, 0, or negative, respectively. 
45 8. The arrangement as recited in claim 4 wherein said 
second counter is incremented and decremented when the 
, count in said first counter is negative and positive respectively 
with respect to zero, and said first counter is incremented and 
decremented when said second counter overflows from a max- 
50 imum count to a zero count and from a zero count to a max- 
imum count respectively. 
9. The arrangement as recited in claim 8 wherein said first 
and second input levels represent positive and negative levels 
with respect to a zero level which represents a third input level 
55 and said circuit includes means for inhibiting said first counter 
from counting in either direction in response to a third level 
input. 
10. The arrangement as recited in claim 9 wherein said 
second counter comprises an N-bit counter each of said first 
60 and second input levels being 1 amplitude unit, and said cir- 
cuit further including means for providing an output having an 
amplitude which is +2'", 0 or -2lS when the count in said first 
counter is positive, 0, or negative, respectively. 
65 
P 
70 
